







REV	COMMENTS	AUTHOR	DATE
B	Changes are (from 330-351-R and SCH-00351 rev A) . FAB: LED1 - LED7, update gerber file to indicate right cathode silkscreen line. . FAB: Correct R38, R39 = 120 ohm package to 1206 . Fixed footprints per EQ . Added R44 = 1K bleeder. Added JP14 for reset-to-default CPx selection	AUTHOR: QuachV.	DATE 03/2018

History of Changes, Block Diagram

LANTRONIX®			
Title XPORT EDGE EVAL BOARD			
Size B	Document Number	Rev	
	SCH-0360-00	A	
Date:	Thursday, March 22, 2018	Sheet	1 of 3

[illegible]

NOTE: Components in the same circuit shall be placed close together in the manner as drawn in the schematic, except where noted otherwise.

The schematic diagram illustrates the internal components and connections of the XPORT EDGE EVAL BOARD. It includes several key sections:








- XPort Edge header for current measurement:** Features JP1 (140-147-R) connected to a 3V3XPORT signal, C1 (10µF10V), C2 (0.1µF50V), and JP14 (140-0534-00). It also shows the XPORT_SOCKET with pins CTSA p3, DTRA p3, RTSA p3, RXDA p3, TXDA p3, and RESET_N p3.
- LED Circuit and Header:** Contains four LEDs (LED1-LED4) driven by MMBT3904 transistors (Q1-Q4). Each LED has a series resistor (R1-R4) and a common emitter resistor (R5-R12). The headers are JP2, JP3, JP4, and JP5.
- Power ON/OFF Switch:** Includes a slide switch (SW2) controlling a 5V0JACK signal through a diode (D1) and a fuse (FB1).
- LDO FOR 3.3V:** Utilizes an AP7331-SNG-7 LDO regulator to step down 5V0 to 3V3, with input/output capacitors (C7, C8) and feedback resistors (R17, R18).
- 3V3 Power LED:** A single blue LED (LED5) driven by a TURRET-125 driver with a series resistor (R19) and a bypass capacitor (C9).
- Pull-Up Header:** Shows a pull-up network for the 3V3 signal using resistors R13, R14, R15, and R16.

Sockets, Headers, and LEDs

LANTRONIX®			
Title XPORT EDGE EVAL BOARD			
Size B	Document Number SCH-0360-00		Rev A
Date: Thursday, March 22, 2018	Sheet 2 of 3		

[illegible][illegible]

NOTE: Components in the same circuit shall be placed close together in the manner as drawn in the schematic, except where noted otherwise.



Multi-protocol Transceiver

LANTRONIX®

Title: XPORT EDGE EVAL BOARD

Size B Document Number: SCH-0360-00 Rev A

Date: Thursday, March 15, 2018 Sheet 3 of 3