

## IMPEDANCE CONTROLLED SIGNALS

Signal & Pairs	Trace Width	Impedance Requirement	Signal Layers	Reference Layer
ETHx+/ETHx- ETX_ETHx+/ETX_ETHx-	8.2 MIL TRACE 11.8 MIL GAP	100 Ohm +/-10% differential 50 Ohm +/-10% single-ended	Layer 4	Layer 3
DDP/DDM    HDPx/HDMx HFSDPC/HFSDMC HSDPx/HSDMC SDDP/SDDM	8.1 MIL TRACE 7.9 MIL GAP	90 Ohm +/-10% differential	Layers 1&4	Layers 2&3
All others	8 MIL	50 Ohm +/-10% single-ended	Layers 1&4	Layers 2&3

## REVISION HISTORY

A	Initial Release		
B	-		
C	-		

SIZE	QTY	SYM	PLATED	TOL
0.01	1294	+	YES	+/-0.002
0.0101	25	◇	YES	+/-0.003 NOTE 16
0.015	3	⊕	YES	+/-0.003
0.028	10	⊕	YES	+/-0.003
0.0315 x 0.11811	2	⊕	YES	+/-0.003
0.035	16	⊕	YES	+/-0.002
0.03543	4	×	NO	+0.003/-0.000
0.03622	8	⊕	YES	+/-0.003
0.037	2	⊕	YES	+/-0.003
0.039	3	⊕	NO	+/-0.003
0.03937 x 0.1378	1	⊕	YES	+/-0.003
0.04	67	⊕	YES	+/-0.003
0.041	6	⊕	YES	+/-0.002
0.045	4	⊕	YES	+/-0.003
0.047	18	⊕	YES	+/-0.003
0.05 x 0.07	3	⊕	YES	+/-0.003
0.053	6	⊕	YES	+/-0.002
0.062	2	⊕	YES	+/-0.003
0.06299	4	⊕	NO	+/-0.003
0.09055	4	⊕	YES	+/-0.003
0.094	4	⊕	NO	+/-0.003
0.09606	4	⊕	NO	+/-0.003
0.125	8	⊕	YES	+/-0.005
0.128	2	⊕	NO	+/-0.005
0.175	4	⊕	YES	+/-0.005

## Notes: apply unless specified otherwise.

- Material: Polyclad PCL-FR-370HR or equivalent. Overall thickness = .063+/-10%
- Unless otherwise specified, all hole dimensions apply after plating.  
All plated through holes to have a minimum of .001" copper.
- All holes shall be located within .003" diameter of true position. Layer to layer registration shall be within .003". All holes surrounded by land shall have a minimum annular ring of .001". All .010 via in pads must be filled with THP-100D1 material.
- Apply LPI (liquid photo imageable) soldermask over bare copper. Soldermask to be per IPC-SM-840, type B, class 3. Color: ORANGE.
- All exposed copper shall be coated with electroless nickel/immersion gold finish. Nickel plating shall be 118-275u" thick over copper. Gold plating shall be 2-8u" thick over nickel. Boards shall pass solderability testing per J-STD-003. There shall be no evidence of exposed copper.
- Warp or twist of board shall not exceed .010 inch per inch.
- Silkscreen using non-conductive epoxy ink. Color: WHITE.
- Remove all burrs and break all sharp edges.
- Board shall meet the requirements of UL796 with a flammability rating of 94V-0. Vendor's UL logo or designation shall be located on the solder side of board.
- Fabricate in accordance with ANSI/IPC-A-600, class 2.
- Dimensions and tolerances per ASME Y14.5M.
- Fabricate using artwork 330-306-GBR Rev C
- Any rework shall be to IPC-R-700C guidelines and tested per section VI. Test results shall be included with each shipment. Reworked items shall be separated from non-reworked items and the outer packaging labeled as "reworked items enclosed".
- Tent all unplugged vias both sides.
- All materials and processes must be RoHS compliant.
- Plug and fill 0.0101 vias with non-conductive material.


4.550

0.150

0.000

0.150

0.000

LAYUP DETAIL  
4 LAYER

5.750

Lantronix

TITLE:

FABRICATION DRAWING  
Golden Gate Eval Board

DWG

DWG NO:

330-306-FAB-R

REV:

C

SIZE

SCALE: 1 : 1

SHEET: 1 OF 1