


USB and Ethernet Impedence Requirements


Type	Signal or Diff Signal Pair	Value	Reference to
USB	HHSDMA/HHSDPA HHSDMB/HHSDPB HFSDMC/HFSDPC HDMA/HDPA, HDMB/HDPB HDMC/HDPC, SDDM/SDDP DDM/DDP	90 ohm Differential	Pair-differentia
Ethernet	E0TX+/E0TX-, E0RX+/E0RX-, E0TXP/E0TXM, E0RXP/E0RXM	100 ohm Differential 50 ohm Single	Pair-differentia Ground-single

REV	HISTORY OF CHANGES	ENGINEER	DATE
A	Initial Schematic of Golden Gate Evaluation Board	M Simonsen	10/2014
B	Updates from first proto build	M Simonsen	5/2015
C	Add power switch, power LED, and incorporate rev E Module footprint	M Simonsen	1/2016

LANTRONIX CONFIDENTIAL

		M Simonsen	
File: PW2050 Eval		Rev: C	
Size: C	Document Number: SCH-330-306	Date: Friday, January 22, 2016	
Sheet: 1		of 6	


PW2050 Evaluation Board




LANTRONIX CONFIDENTIAL

LANTRONIX®		M Simonsen
File	BLOCK DIAGRAM	
Size	Document Number	SCH-330-306
C		Rev C
Date:	Friday, January 22, 2016	Sheet 2 of 6

RF CABLE MOUNTING HARDWARE




BOARD MOUNTING HOLES




LANTRONIX CONFIDENTIAL

Micro SD slot for future modules




Install Jumper to bypass flash boot.


PW2050 LGA MODULE




I2C CONNECTOR




Install Jumpers to use Buttons




LDO FOR External 3.3V items



POWER SEQUENCE CIRCUIT




BARREL CONNECTOR FOR 5V INPUT



FOR_JP9_1_to_2
INSTALL
FOR_JP9_3_to_4
INSTALL
FOR_JP9_5_to_6
INSTALL
FOR_JP9_7_to_8
INSTALL
FOR_JP9_9_to_10
INSTALL
FOR_JP9_11_to_12
INSTALL


FOR_JP10_hang_1
INSTALL
FOR_JP11_hang_1
INSTALL



Leave open for RS232 mode
Install for RS485/RS422

Leave open for RS232 or 4 wire mode
Install for 2-wire mode

RS485 Mode TX connector
Inverted from SP336 so swap
TX and RTS when in RS485 mode.




RS232/RS485/RS422

SERIAL PORT 1

MODE (M0, M1, M2)
Mode 001 = RS232 (Default)
Mode 101 = 4 Wire (Full duplex)
Mode 100 = 2 Wire (Half Duplex)

FOR_JP12_1_to_2
INSTALL
FOR_JP12_3_to_4
INSTALL
FOR_JP12_5_to_6
INSTALL
FOR_JP12_7_to_8
INSTALL
FOR_JP12_9_to_10
INSTALL
FOR_JP12_11_to_12
INSTALL


FOR_JP13_hang_1
INSTALL
FOR_JP14_hang_1
INSTALL



Leave open for RS232 mode
Install for RS485/RS422

Leave open for RS232 or 4 wire mode
Install for 2-wire mode

RS485 Mode TX connector
Inverted from SP336 so swap
TX and RTS when in RS485 mode.




RS232/RS485/RS422


SERIAL PORT 2

MODE (M0, M1, M2)
Mode 001 = RS232 (Default)
Mode 101 = 4 Wire (Full duplex)
Mode 100 = 2 Wire (Half Duplex)


Route the HDPs/HDMs/DDx pairs as 90 ohm differential nets on a layer next to the ground plane. Minimize the use of Vias and keep clear of other nets.



Route the HDPs/HDMs/DDx pairs as 90 ohm differential nets on a layer next to the ground plane. Minimize the use of Vias and keep clear of other nets.




USB DEVICE INTERFACE




Route the HDPs/HDMs/DDx pairs as 90 ohm differential nets on a layer next to the ground plane. Minimize the use of Vias and keep clear of other nets.

USB DEBUG PORT



Route the SDDx pair as 90 ohm differential net on a layer next to the ground plane. Minimize the use of Vias and keep clear of other nets.

USB TO SERIAL DEVICE




FOR_IP18_1_to_2
INSTALL
FOR_IP19_1_to_2
INSTALL

LANTRONIX CONFIDENTIAL


Route the ETH+/-/ETHS- pairs as 100 ohm differential nets on a layer next to the ground plane.
Minimize the use of Vias and keep clear of other nets.
Use 20 mil trace on TCTs.
Void area under RJ Jack
of all signals except the signals to the RJ45.

ETHERNET POE MAG JACK

Gigabit Mag Jack used for compatibility with future Gigabit modules



Signals in this box need to be isolated by 1500Vrms to all other signals.



LANTRONIX CONFIDENTIAL